

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/833,953	04/11/2001	Marco Racanelli	00CON161P	3823	
25700	7590 10/04/2005		EXAMINER		
	k FARJAMI LLP	MALDONADO, JULIO J			
	AMEDA AVENUE, SUIT EJO, CA 92691	ART UNIT	PAPER NUMBER		
WIIDDIOIV VII	200, OH 72071		2823		
			DATE MAILED: 10/04/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

					X 77		
		Application No.	Appli	cant(s)			
Office Action Summary		09/833,953	RACA	RACANELLI, MARCO			
		Examiner	Art U	nit			
		Julio J. Maldonado	2823				
 Period for	The MAILING DATE of this communication app Reply	ears on the cover she	et with the corresp	ondence addre	ss		
WHICH - Extensi after SI - If NO po - Failure Any rep	RTENED STATUTORY PERIOD FOR REPLY IEVER IS LONGER, FROM THE MAILING DATE on sof time may be available under the provisions of 37 CFR 1.13 X (6) MONTHS from the mailing date of this communication. Seriod for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, by received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMM 36(a). In no event, however, n vill apply and will expire SIX (6 cause the application to beco	UNICATION. hay a reply be timely filed MONTHS from the mailing me ABANDONED (35 U.)	ng date of this commi			
Status							
1)⊠ F	Responsive to communication(s) filed on 15 Ju	<u>ıly 2005</u> .					
2a)⊠ T	this action is FINAL . 2b) ☐ This	action is non-final.					
3)□ S	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
С	losed in accordance with the practice under E	x parte Quayle, 1935	C.D. 11, 453 O.G	. 213.			
Dispositio	n of Claims						
4)⊠ C	laim(s) <u>1,3-12,14,15 and 17-23</u> is/are pending	g in the application.					
48	a) Of the above claim(s) is/are withdraw	vn from consideration					
5)□ C	laim(s) is/are allowed.						
6)⊠ C	laim(s) <u>1,3-12,14,15 and 17-23</u> is/are rejected	d .					
7) 🗌 C	laim(s) is/are objected to.						
8)□ C	laim(s) are subject to restriction and/or	election requirement	t.				
Applicatio	n Papers						
9)∐ Tł	ne specification is objected to by the Examine	r .					
10)[] Th	ne drawing(s) filed on is/are: a)□ acce	epted or b) objecte	d to by the Examir	ner.			
Α	pplicant may not request that any objection to the o	drawing(s) be held in ab	eyance. See 37 CF	R 1.85(a).			
R	eplacement drawing sheet(s) including the correcti	on is required if the dra	wing(s) is objected to	o. See 37 CFR 1	.121(d).		
11)[] Th	ne oath or declaration is objected to by the Ex	aminer. Note the atta	ched Office Action	or form PTO-1	152.		
Priority un	der 35 U.S.C. § 119						
	cknowledgment is made of a claim for foreign All b) Some * c) None of:	priority under 35 U.S	.C. § 119(a)-(d) or	(f).			
1.	☐ Certified copies of the priority documents	have been received	•				
2	☐ Certified copies of the priority documents	have been received	in Application No.	•			
3	☐ Copies of the certified copies of the prior	ity documents have b	een received in th	is National Sta	ge		
	application from the International Bureau	(PCT Rule 17.2(a)).					
* Se	e the attached detailed Office action for a list of	of the certified copies	not received.				
		·					
Attachment(s		_					
_	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948)		iew Summary (PTO-41 · No(s)/Mail Date	•			
3) 🔲 Informa	tion Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) 🔲 Notice	e of Informal Patent Ap		2)		
	lo(s)/Mail Date	6) Other	·				

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 3-12, 14, 15 and 17-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zaccherini (U.S. 5,436,177) in view of Erdeljac et al. (U.S. 5,489,547) and Shao et al. (U.S. 6,156,602).

In reference to claim 1 and 14 Zaccherini (Fig.1-6) teaches an analogous method to form semiconductor device including polysilicon resistors and transistors including forming a layer (7) comprising polycrystalline silicon over a transistor gate region (4) and a field oxide region (5) on a substrate (2, 3); forming a doping barrier (10) above said polycrystalline silicon over said field oxide region (5) after forming said polycrystalline silicon layer (7); doping said layer over said transistor gate region with a first dose of a first dopant (11) after forming said doping barrier (10), wherein said first dose of said first dopant (11) is a dosage greater than required to result in said layer over said transistor gate region (4) having transistor gate electrical properties, wherein said first dopant (11) has a first conductivity type; removing said doping barrier (10) after doping said polycrystalline silicon layer (7) over said gate region (4) with said first dose of said first dopant (11); and doping said layer over said transistor gate region (4) and

Art Unit: 2823

said field oxide region (5) with a second dose of a second dopant (13), after said step of removing said doping barrier (10) so as to form a high resistivity resistor in said layer (7) over said field oxide region (5), wherein said second dopant (13) has a second conductivity type, wherein said first dose of said first dopant is higher than said second dose of said second dose of said second dopant, and wherein said resistor and said gate transistor region (4) are formed in a doped epitaxial layer (3), which is part of said substrate (2, 3) (column 3, lines 1-53).

Zaccherini fails to teach wherein said transistor gate region being situated over a well and said field oxide region not being situated over said well. However, Erdeljac et al. (Figs.8-11) teach a method to form semiconductor devices including polysilicon resistors and transistors formed on a substrate (10, 12, 18), wherein said substrate (10, 12, 18) includes a well region (18) and wherein said method includes forming resistors (32, 34, 56) over a field oxide region (20); forming a transistor region (44), wherein said transistor region (44) and said resistors (32, 34, 56) are formed in a doped epitaxial layer (12); and further teach forming gate electrode regions (50) over a well (18), wherein said field oxide region (20) having said resistors (32, 34, 56) formed therein is located away from said well (18) (column 5, line 10 - column 6, line 21). It would have been within the scope of one of ordinary skill in the art to combine the teachings of Zaccherini and Erdeljac et al. to enable forming the gate transistors and field oxide regions of Zaccherini on the substrate of Erdeljac et al. because one of ordinary skill in the art at the time the invention was made would have been motivated to look to alternative suitable methods of forming the gate electrodes and the field oxide regions

Art Unit: 2823

of Zaccherini and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

The combined teachings of Zaccherini and Erdeljac et al. fail to teach wherein the resistor region of said polycrystalline silicon layer includes an inner portion and an outer portion and further comprises the steps of forming a silicide blocking layer in said inner portion of said resistor region after said step of doping said layer over said transistor gate region and said field oxide region with said second dose of said second dopant; doping said outer portion of said resistor region of said polycrystalline silicon layer with a third dopant so as to form a high-doped region in said resistor region after said step of forming said silicide blocking layer over said inner portion of said layer over said field oxide region, wherein said third dopant has said second conductivity type; and fabricating a contact region over said high-doped region in said outer portion of said resistor region of said polycrystalline silicon layer after said step of doping an outer portion of said layer over said field oxide region, wherein said contact region being electrically connected to said resistor region.

However, Shao et al. (Figs.1-7) in a related method to form implanted regions teach forming a layer (16) comprising polycrystalline silicon over a transistor gate region and a field oxide region (12); doping the field oxide region (12) having said polycrystalline silicon therein with a dopant of a first conductivity type, thus forming a resistor region (38); forming a transistor gate region (40) by patterning the polysilicon layer (16); and, in a separate doping step, forming a blocking oxide layer (60) in an inner portion of said resistor; doping an outer portion of said resistor region (38) of said

Art Unit: 2823

polycrystalline silicon layer (16) after forming said blocking layer (60) with a dopant of said first conductivity type so as to form a high-doped region (72, 74) in said resistor region; and fabricating a contact region (column 8, lines 9 – 20) over said high-doped region (72, 74) in said resistor region (38) of said polycrystalline silicon layer (16) after said doping, said contact region (72, 74) being electrically connected to said resistor region (38) (column 4, line 20 – column 8, line 42).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Zaccherini and Erdeljac et al. with the teachings of Shao et al. to enable forming high doping areas and electrical contacts in the high resistivity resistor of Zaccherini and Erdeljac et al., as taught by Shao et al., since this would result in the formation of electrical points of contact (column 8, lines 9-10).

The combined teachings of Zaccherini, Erdeljac et al. and Shao et al. fail to each wherein said first dose of said first dopant is higher than said second dose of said second dopant such that said transistor gate electrical properties are unaffected by said second dose of said second dopant. However, the same materials are treated the same way and therefore the same result would be obtained. Therefore, the combination of Zaccherini, Erdeljac et al. and Shao et al. teach upon the claimed limitation.

Furthermore, the resistor layer in the combined teachings of Zaccherini, Erdeljac et al. and Shao et al. has to be formed prior to forming the blocking layer, the doping with the third dopant, and the forming of the contact regions, it would have been obvious

Art Unit: 2823

to one of ordinary skill in the art at the time the invention was made that Zaccherini in view of Erdeljac et al. and Shao et al. teach upon the claimed limitation.

In reference to claims 3-12, 15 and 17-23, the combined teachings of Zaccherini, Erdeljac et al. and Shao et al. teach wherein said layer comprises polysilicon (Zaccherini, column 3, lines 1 – 6); wherein said transistor region is an NFET or an PFET (Shao et al., column 5, lines 7 – 21); wherein said field oxide region comprises silicon oxide (Zaccherini, column 2, lines 53 – 61); wherein the first dopant is an N-type dopant comprising phosphorous at a dose of approximately 1x10¹⁵ to 1x10¹⁶ atoms per square centimeter (Zaccherini, column 3, lines 23 – 32); wherein the second dopant is a P-type dopant comprising boron at a dose of approximately 1.0x10¹² to 1.0x10¹⁵ atoms per square centimeter (Zaccherini, column 3, lines 44 – 53); wherein said doping barrier comprises a photoresist (Zaccherini, Fig.4); wherein the polycrystalline silicon layer includes a gate region (4) (Zaccherini, column 2, lines 46 – 60); and wherein said contact region comprises a silicide (Shao et al., column 8, lines 8 – 20).

The combined teachings of Zaccherini, Erdeljac et al. and Shao et al. fail to expressly teach wherein said first dopant is doped at a dose of approximately 6.5 x 10¹⁵ atoms per square centimeter; and wherein said second dopant is doped at a dose of 1.0 x 10¹⁵ atoms per square centimeter. However, in the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a prima facie case of obviousness exists. MPEP 2144.05. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the disclosed dopant

Art Unit: 2823

concentration disclosed in the combined teachings of Zaccherini, Erdeljac et al. and Shao et al. to arrive at the claimed invention.

Response to Arguments

3. Applicant's arguments filed 07/20/2005 have been fully considered but they are not persuasive.

Applicants argue, "...Zaccherini does not teach...where the first dose of the first dopant is higher than the second dose of the second dopant such that the transistor gate electrical properties are unaffected by the second dose of the second dopant ...". In response to this argument, Zaccherini dopes the same material with the same first and second dopant at doping dosages that overlap those claimed in the invention. Therefore since the same materials are treated the same way, the same result would be obtained.

Also Applicants argue, "...the resulting structure in Erdeljac...is substantially different than the structure disclosed in Zaccherini...". In response to this argument, although the final structure of Zaccherini is different than that of Erdeljac et al., the combination is proper because the purpose of relying on Erdeljac et al. was to show that transistor regions can be formed in different areas of conductivity. Also, the additional teachings of Zaccherini and Erdeljac et al. pointed to by Applicants do not negate those relied on.

Furthermore, applicants argue, "...amended independent claim 1 recites a series of steps that are performed in a specified sequence that is not disclosed, taught, or suggested in Zaccherini, Erdeljac, and Shao, singly or in any combination thereof. In

response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See In re Fine, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and In re Jones, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, Zaccherini teaches forming a resistor region having the claimed sequence used to form the resistor and the transistor region, but fails to teach forming the transistor region on a well region, wherein the field oxide region is located outside said well region. The purpose of adding Erdeljac et al. was to show that transistor regions could be formed in different areas of conductivity, as mentioned hereinabove. Still, the combination of Zaccherini and Erdeljac et al. fail to teach the claimed sequence of steps to form the contacts. The purpose of adding the teachings of Shao et al. was to include said teachings. And, as mentioned above, the resistor layer in the combined teachings of Zaccherini, Erdeliac et al. and Shao et al. has to be formed prior to forming the blocking layer, the doping with the third dopant, and the forming of the contact regions, it would have been obvious to one of ordinary skill in the art at the time the invention was made that Zaccherini in view of Erdeliac et al. and Shao et al. teach upon the claimed limitation. Therefore, the rejection in view of Zaccherini, Erdeljac et al. and Shao et al. is proper.

Also, in response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the

Art Unit: 2823

rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Conclusion

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

- 5. Applicants are encouraged, where appropriate, to check Patent Application Information Retrieval (PAIR) (http://portal.uspto.gov/external/portal/pair) which provides applicants direct secure access to their own patent application status information, as well as to general patent information publicly available.
- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Julio J. Maldonado whose telephone number is (571) 272-1864. The examiner can normally be reached on Monday through Friday.

Application/Control Number: 09/833,953 Page 10

Art Unit: 2823

7. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith, can be reached on (571) 272-1907. The fax number for this group is 571-273-8300. Updates can be found at http://www.uspto.gov/web/info/2800.htm.

Julio J. Maldonado Patent Examiner Art Unit 2823

Julio J. Maldonado September 20, 2005

George Fourson Primary Examiner